skip to main
|
skip to sidebar
Computer Engineering
Hardware Software Co-Design and Embeded System Development- ASIC. SOC, FPGA
Monday, October 31, 2005
Aldec VHDL Simulator
I am testing Aldec VHDL Simulator and Found the Tool to be extremely cost effective and useful. More on this later
No comments:
Post a Comment
Newer Post
Older Post
Home
Subscribe to:
Post Comments (Atom)
Important Web Sites
Aldec Design tools
ARM Processor
BlackFin Processor
Design Reuse
EE Times
Embedede System Design
ESL DISCUSSION
Hardware Software Codesign
IAS RESEARCH
Mentor Graphics
Soc Central
Spice Simulator
SystemC
Blog Archive
Blog Archive
May (1)
April (3)
March (1)
February (2)
January (1)
February (2)
March (2)
October (1)
January (2)
Contributors
Bob
Bourratière
Chad
Daiv Russell
Fabián
Joe Jurczyk
Keen Computer Solutions
syBerne1
No comments:
Post a Comment